Responsibilities
- Design Verilog RTL to integrate different IPs, including combining a PCIe IP with a vendor PHY module.
- Verify the IP integration using a dedicated simulation environment.
Benefits
- Flexible work environment.
- Hybrid work approach requiring at least three days onsite per week and two days remote if located in Sofia.
