On-site

NVIDIA is hiring a Senior ASIC Power Engineer

Responsibilities

  • Join the NVIDIA Power Architecture Group handling the full range of power-related activities including ASIC energy evaluation, power architecture, low power development, power-aware verification, advanced power methodologies, UPF methodologies, power feature bring-up on silicon, and post-Si power correlation for NVIDIA's product lineup.
  • Support power analysis efforts by aiding in the architecture, creation, verification, and correlation of power estimation models/tools for NVIDIA's products.
  • Be part of the team that architects and builds system-level power features for optimizing the dynamic and leakage power dissipation for different use cases.
  • Work on power verification which includes structural, functional, and power-aware verification of power features of NVIDIA products by developing test plans, writing test cases, building test bench components like monitors, assertions, and coverage points, and owning verification convergence across RTL, Gates, and Silicon.
  • Validate the efficiency of the power features on silicon, conduct studies, and contribute to Performance/Watt improvement ideas.
  • Help develop power management solutions and foster innovation in energy efficiency throughout NVIDIA's product portfolio.

Requirements

  • B.Tech./M.Tech (or equivalent experience) with over 5 years of experience in power analysis, power development, power-aware verification, UPF methodologies, and power correlation.
  • Solid understanding of all power aspects, including full-chip power modeling, transistor-level leakage and dynamic characteristics in VLSI circuits.
  • Strong fundamentals in digital build flow and Verilog (especially low power RTL development).
  • Familiarity with low power build techniques such as multi-VT, clock gating, power gating, voltage islands, and Dynamic Voltage-Frequency Scaling (DVFS).
  • Solid experience in power estimation methods, processes, and algorithms.
  • Working experience with scripting languages like Python is a must.
  • Prior experience writing SW-driven power virus tests and silicon debug is necessary.
  • Must be an excellent collaborator and prepared to work with international groups from varied cultural origins in a dynamic environment.

Nice to Have

  • Experience in power supply and supply noise analysis and reduction is advantageous.

Benefits

  • Highly competitive salaries
  • Comprehensive benefits package
  • Equity

Work Arrangement

On-site

Additional Information

  • Applications for this job will be accepted at least until February 14, 2026.
  • This posting is for an existing vacancy.
  • NVIDIA uses AI tools in its recruiting processes.
  • NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Required Skills
VerilogUPF methodologiesPythonC++ASIC designpower analysislow-power designRTLpower integritysimulationpower modelingscripting power analysispower developmentpower-aware verificationUPF methodologiespower correlation.low power build techniques such as multipower estimation methodsprocessesalgorithms.scripting languages like Python is a muspower supplysupply noise analysis a
About company
NVIDIA
NVIDIA builds accelerated computing platforms and AI technologies that power advancements in areas such as generative AI, data centers, robotics, and digital twins.
All jobs at NVIDIA Visit website
Job Details
Category embedded
Posted 3 months ago